ChatDiagram
cmos-logic · digital-circuits · circuit-schematic

CMOS 3-Input XNOR Gate

Tipo Diagrama de circuitosNorma IEEE Std 315 / ANSI Y32.2Motor schematex-circuitActualizado 22/9/2026
CMOS 3-Input XNOR Gate
Drawing preview
La solicitud

“Draw a 5 V three-input CMOS XNOR using transmission-gate stages with complementary A, B, and C inputs and final output Z.”

Entonces pruebaAdd an output terminal.Add input inverters.
Qué hay en este dibujo

Lee las decisiones que hay detrás.

01

Decompose XNOR into two cascaded transmission-gate XOR stages and a final inverter

02

Use external complementary inputs (A, A_b, B, B_b, C, C_b) to eliminate internal inverters for the first stage

03

Include one local inverter to generate X_b from the intermediate XOR output

Suitable when designing dedicated logic blocks in full-custom CMOS, optimizing for area and speed by avoiding pre‑built standard cells.

Explorar todas las plantillas de diagrama de circuitos →