La solicitud
“Draw a 4-to-1 multiplexer using D0 through D3 data inputs, S0 and S1 select inputs, NOT gates for the selects, AND product terms and an OR output gate.”
Entonces pruebaAdd an active-low enable input.Change it to an 8-to-1 multiplexer.
Qué hay en este dibujo
Lee las decisiones que hay detrás.
01
Use of intermediate NOT gates for select line inversion
02
Grouping minterms with AND gates
03
Combining outputs with a single OR gate
When teaching or designing combinational circuits from boolean expressions.
Explorar todas las plantillas de diagrama de puertas lógicas →