The request
“The majority function F = AB + BC + AC: three AND gates into a three-input OR gate.”
Then tryRebuild it with NAND gates onlyAdd a fourth input and require three of four
What is in this drawing
Read the decisions behind it.
01
Implemented as sum-of-products with three 2-input AND gates and one 3-input OR gate.
When converting any sum-of-products Boolean expression to a gate-level schematic.
More like this