4-bit Binary Counter Logic Circuit Example

4-bit Ripple Counter

A 4-bit ripple counter chains four T flip-flops where each stage Q output clocks the next. The counter increments from 0000 to 1111 (0–15) before wrapping, with propagation delay accumulating across stages.

類型 邏輯閘圖標準 IEEE Std 91/91a-1991引擎 schematex-logic更新時間 2026/5/27

需求

“Draw a four-bit ripple binary counter with CLK and RESET inputs and Q0 through Q3 outputs using cascaded T flip-flops.”

接著試試Add a terminal-count output.Change it to a three-bit counter.

這張圖裡有什麼

看懂背後的決策。

01T flip-flop (Toggle mode) changes state on every clock edge

each stage is a divide-by-2 frequency divider.

02Each stage clocked by previous Q

the ripple adds one gate delay per bit.

Shared RESET allows asynchronous clear of all stages simultaneously.

Replace TFF with DFF + feedback (D=NOT Q) for synchronous operation; cascade two 4-bit counters for 0-255 counting.

瀏覽所有邏輯閘圖範本 →