UART Byte Reception Timing Diagram

UART byte reception timing

A UART reception timing diagram shows how an asynchronous serial byte is framed on the receive line. The line is idle high, drops for the start bit, carries eight data bits and returns high for the stop bit. Sample points show where a receiver checks each bit, while the busy signal indicates the interval in which the receiver is handling the frame. This compact view helps firmware and hardware engineers confirm a protocol description, explain a logic-analyzer capture or document a test case. Add parity, a second stop bit, baud-rate timing or an error flag when the interface needs them. Keep every signal aligned to the same bit intervals so the framing is unambiguous.

類型 時序圖標準 WaveDrom-compatible signal description引擎 schematex-timing更新時間 2026/9/24

需求

“Draw a UART byte reception timing diagram with an idle-high RX line, one start bit, data bits 0, 1, 0, 1, 0, 1, 0, 1, one stop bit, sample points, receiver busy, frame OK, and data-valid signals.”

接著試試Change the data byte to 0xA5.Add an active-low reset signal.

這張圖裡有什麼

看懂背後的決策。

01Frame boundaries

Show idle high, a start bit and a stop bit around the data.

02Sampling

Include sample points so the receiver timing is visible.

03Receiver status

Mark the busy interval over the active frame.

Use for a basic asynchronous UART frame when bit timing is the main point of the drawing.

瀏覽所有時序圖範本 →

常見問題

What is a UART start bit?

It is the low bit that marks the beginning of an asynchronous serial frame after the line has been idle high.

How many data bits are shown?

This example shows eight data bits, a common UART configuration.

Why show sample points?

They make the receiver's timing reference clear when reviewing firmware or hardware behavior.