ChatDiagram
Timing Diagram · Timing

I2C read burst timing — Timing Diagram

WaveDrom-compatible timing diagram for an I2C register read with address, repeated start, data bytes, ACK, and NACK phases.

النوع مخطط توقيتالمعيار WaveDrom-compatible signal descriptionالمحرّك schematex-timingآخر تحديث 26‏/5‏/2026
I2C read burst timing
Drawing preview
السيناريو

I2C reads are visually clearer as timing diagrams than as prose. The repeated start and ACK/NACK phases are where firmware and hardware teams most often talk past each other.

تصفّح جميع قوالب مخطط توقيت ←