Timing Diagram · SPI

SPI transaction timing diagram — Timing Diagram

WaveDrom-compatible SPI timing diagram for an 8-byte master-to-slave transaction with clock, chip-select, MOSI, and MISO signals for firmware documentation.

Type Timing / waveform diagramStandard WaveDrom-compatible signal descriptionEngine schematex-timingUpdated 5/26/2026

Signal Timing

SPI transaction timing diagram

Drawing preview

The request

“Draw an SPI transaction with eight clock cycles, active-low chip select, MOSI bytes 0xAB through 0x05, and MISO changing from high impedance to response bytes 0xFF, 0x12, 0x34 and 0x56.”

Then tryAdd a second SPI transaction after chip select returns high.Change MOSI to a single 0x9F command.

Other examples in this family.

Loading drawing…

I2C read burst timing — Timing DiagramTiming DiagramOpen →

Browse all timing diagram templates →