DIGITAL ELECTRONICS

Rising-Edge D Flip-Flop

A D flip-flop stores one binary value. At its active clock edge, it copies the level at D to Q and retains that value until the next active edge. Q-bar is the inverse of Q, which is useful when later logic needs both polarities. This example uses a 74HC74-style symbol with a 5 V supply, a data input and a clock input. It is a concise starting point for explaining registers, counters and other synchronous digital circuits. Add reset or preset pins when the stored value must have a defined startup state.

UPDATED 2026-09-24

TYPECircuit

EXAMPLERising-Edge D Flip-Flop

Make this diagram your own.

Open it in the AI editor with a prompt pre-filled — keep what works, change what doesn't.

CASE ANALYSIS

Scenario

A basic storage element in a synchronous logic diagram.

Key decisions

Edge trigger: The clock input identifies when D is captured.
Complementary outputs: Q and Q-bar show both stored states.
Logic supply: A 5 V rail identifies the device family.

When to reuse this

Use this when a design needs one clocked data bit.

FAQ

Frequently asked questions

What does a D flip-flop do?01

It captures the D input on a clock edge and holds that value at Q until the next clock edge.

What is Q-bar?02

Q-bar is the complemented output, so it is the opposite logic state to Q.

Why use a clocked flip-flop?03

Clocking makes state changes occur at defined times in a synchronous design.

Open this example in the editor →

Tweak it with chat, export PNG/SVG, or fork it for your own use case.