Rising-Edge D Flip-Flop
A D flip-flop stores one binary value. At its active clock edge, it copies the level at D to Q and retains that value until the next active edge. Q-bar is the inverse of Q, which is useful when later logic needs both polarities. This example uses a 74HC74-style symbol with a 5 V supply, a data input and a clock input. It is a concise starting point for explaining registers, counters and other synchronous digital circuits. Add reset or preset pins when the stored value must have a defined startup state.
Open it in the AI editor with a prompt pre-filled — keep what works, change what doesn't.
Scenario
A basic storage element in a synchronous logic diagram.
Key decisions
- Edge trigger: The clock input identifies when D is captured.
- Complementary outputs: Q and Q-bar show both stored states.
- Logic supply: A 5 V rail identifies the device family.
When to reuse this
Use this when a design needs one clocked data bit.
Frequently asked questions
What does a D flip-flop do?
What is Q-bar?
Why use a clocked flip-flop?
More digital electronics examples
Try the diagram makers.
Tweak it with chat, export PNG/SVG, or fork it for your own use case.