ChatDiagram
Try for free
digital electronics · sequential logic

JK Flip-Flop

A JK flip-flop is a clocked storage element with two control inputs. At the active clock edge, J and K can command set, reset or hold behavior; when both are high, the output toggles. This avoids the invalid input state associated with a simple SR latch. The diagram labels J, K, clock, Q and Q-bar explicitly, making it useful for timing discussions and counter design. A JK flip-flop can be configured as a toggle stage by tying J and K high, or adapted for other logic functions with appropriate input connections.

Type Circuit schematicStandard IEEE Std 315 / ANSI Y32.2Engine schematex-circuitUpdated 9/24/2026
JK Flip-Flop
Drawing preview
The request

“Draw a 5 V 74HC76 JK flip-flop with J, K and clock inputs, plus Q and Q-bar outputs with 10 kΩ loads to ground.”

Then tryTie J and K high for toggle mode.Add an active-low clear input.
What is in this drawing

Read the decisions behind it.

01J and K inputs

The pair controls set, reset, hold and toggle behavior.

02Clock input

State changes occur on the active clock edge.

03Outputs

Q and Q-bar provide complementary state signals.

Use this for counters or demonstrations of JK flip-flop behavior.

More like this

Other examples in this family.

Loading drawing…
Rising-Edge D Flip-Flopdigital electronicsOpen →
Loading drawing…
D Flip-Flop with Clear and Presetdigital electronicsOpen →
Loading drawing…
D Flip-Flop LED State Indicatordigital electronicsOpen →

Browse all circuit diagram templates →

FAQ

Common questions

What happens when J and K are both high?

The output toggles on each active clock edge.

How is JK different from SR?

JK defines toggle behavior when both inputs are active rather than leaving an invalid state.

What is JK toggle mode used for?

It is commonly used in binary counters and frequency-divider stages.