4-to-1 Multiplexer Logic Circuit Example

4:1 Multiplexer

A 4:1 multiplexer routes one of four data inputs (D0–D3) to the output Y based on a 2-bit select code (S1, S0). Each input is gated by an AND with its decoded select combination; two OR stages merge the four paths.

유형 논리 게이트 다이어그램표준 IEEE Std 91/91a-1991엔진 schematex-logic업데이트됨 2026. 5. 27.

상황

A digital logic student building a data-routing unit in an ALU needs a gate-level 4:1 MUX schematic.

이 도면에 담긴 내용

그 이면의 의사결정을 읽어 보세요.

Select decoder uses NOT/AND to generate four mutually exclusive select signals a0-a3.

Two-level OR tree avoids a 4-input OR gate, keeping fan-in at 2.

Each data path is AND-gated independently for straightforward truth table verification.

Cascade two 4:1 MUXes plus one 2:1 MUX for an 8:1 MUX; use as a function generator for any 4-variable Boolean function.

모든 논리 게이트 다이어그램 템플릿 보기 →